

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 06-118909
 (43)Date of publication of application : 28.04.1994

(51)Int.Cl. G09G 3/36
 G02F 1/136


(21)Application number : 04-268331 (71)Applicant : FUJITSU LTD
 (22)Date of filing : 07.10.1992 (72)Inventor : TAKAHARA KAZUHIRO
 OURA MICHIA
 MORITA KEIZO
 YOSHIOKA HIROSHI

(54) ACTIVE MATRIX TYPE DISPLAY DEVICE AND METHOD FOR DETECTING FAULTY TRANSISTOR

(57)Abstract:

PURPOSE: To make a normal display on the pixel of the display electrode even if one TR is defective by connecting the source and drain of a 3rd driving transistor(TR), whose drain is connected to a following scanning electrode, to each display electrode.

CONSTITUTION: Two display electrodes E1 and E2 of each pixel are connected to a data electrode through mutually independent driving TRs T1 and T2 and the source and drain of the 3rd driving TR T3 whose gate is connected to the following scanning electrode are connected to the display electrodes E1 and E2. Consequently, even if one of the driving TRs T1 and T2 is defective, the voltage of the display electrode E2 connected to the sound TR, e.g. T2 is applied to the display electrode E1 through the 3rd driving TR T3 by turning on the 3rd TR T3 even after the defective TR, e.g. T1 is disconnected.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]


[Date of extinction of right]

This Page Blank (uspto)

[図5]

本発明の第1実施例に係るアクティバマトリックス型表示装置の回路構成の要部説明図

駆動トランジスタの印加電圧波形図




[図1]

[図2]

[図5]

従来技術に係るアクティバマトリックス型表示装置の第2例の回路構成の要部説明図




フロントページの続き

(7)発明者 吉岡 治史
神奈川県横浜市中原区上小田中1015番地
富士通株式会社内


[図3]

故障している駆動トランジスタを検出する場合の走査電圧印加電圧波形図

従来技術に係るアクティバマトリックス型表示装置の第1例の回路構成の要部説明図



[図4]



[図5]

This Page Blank (uspto)